K4H1G0738B Datasheet PDF - Samsung Electronics DDR SDRAM stacked 1Gb B-die (x4/x8) Specs

K4H1G0738B - DDR SDRAM stacked 1Gb B-die (x4/x8)

This page provides the datasheet information for the K4H1G0738B, a member of the K4H1G0638B DDR SDRAM stacked 1Gb B-die (x4/x8) family.

Datasheet Summary

Description

DDR SDRAM st.128Mb x 8 st.256Mb x 4 VDD DQ0 VDDQ NC DQ1 VSSQ NC DQ2 VDDQ NC DQ3 VSSQ NC NC VDDQ NC NC VDD NC NC WE CAS RAS CS0 CS1 BA0 BA1 AP/A10 A0 A1 A2 A3 VDD VDD NC VDDQ NC DQ0 VSSQ NC NC VDDQ NC DQ1 VSSQ NC NC VDDQ NC NC VDD NC NC WE CAS RAS CS0 CS1 BA0 BA1 AP/A10 A0 A1 A2 A3 VDD 1 2 3 4 5 6

Features

Double-data-rate architecture; two data transfers per clock cycle.
Bidirectional data strobe DQS.
Four banks operation.
Differential clock inputs(CK and CK).
DLL aligns DQ and DQS transition with CK transition.
MRS cycle with address key programs -. Read latency 2, 2.5 (clock) -. Burst length (2, 4, 8) -. Burst type (sequential & interleave).
All inputs except data & DM are sampled at the positive going edge of the system clock(CK).

Datasheet Details

Part number	K4H1G0738B
Manufacturer	Samsung Electronics
File Size	237.59 KB
Description	DDR SDRAM stacked 1Gb B-die (x4/x8)
Datasheet	K4H1G0738B Datasheet
Additional preview pages of the K4H1G0738B datasheet.

📁 Similar Datasheet

K4H1G0438A - (K4H1G0438A / K4H1G0838A) 1Gb A-die SDRAM Specification (Samsung semiconductor)

K4H1G0438A-TCA0 - 128Mb DDR SDRAM (Samsung)

K4H1G0438A-TCA2 - 128Mb DDR SDRAM (Samsung)

K4H1G0438A-TCB0 - 128Mb DDR SDRAM (Samsung)

K4H1G0438A-TLA0 - 128Mb DDR SDRAM (Samsung)

K4H1G0438A-TLA2 - 128Mb DDR SDRAM (Samsung)

K4H1G0438A-TLB0 - 128Mb DDR SDRAM (Samsung)

K4H1G0438B-TCA0 - 128Mb DDR SDRAM (Samsung)

K4H1G0438B-TCA2 - 128Mb DDR SDRAM (Samsung)

K4H1G0438B-TCB0 - 128Mb DDR SDRAM (Samsung)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com DDR SDRAM stacked 1Gb B-die (x4/x8) DDR SDRAM Stacked 1Gb B-die DDR SDRAM Specification (x4/x8) Revision 1.1 Rev. 1.1 August. 2003 www.DataSheet4U.com DDR SDRAM stacked 1Gb B-die (x4/x8) st. 1Gb B-die Revision History Revision 0.0 (May, 2003) - First version for internal review. Revision 1.0 (June, 2003) - Deleted "B3" speed. Revision 1.1 (August, 2003) - Corrected typo. DDR SDRAM Rev. 1.1 August. 2003 www.DataSheet4U.com DDR SDRAM stacked 1Gb B-die (x4/x8) Key Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe DQS • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (clock) -.

Published: Jun 11, 2010 |