54240
San Mao
115.89 KB
Eight three-state inverting buffer / line driver / line receiver.
54/74240 //(3S,) : 240 , 54/74S240 54/74LS240 ,( ): 54S240/74S240 54LS240/74LS240 : 1A，2A /1G,/2G 1Y~8Y : tPLH 4.5ns 9ns tphl 4.5ns 12ns PD 450mW 10.
📁 Related Datasheet
54248 BCD to 7-Segment Decoder/Driver (ETC)
5420 Dual 4-Input NAND Gates (National Semiconductor)
5423 Dual 4-Input NOR Gate (Texas Instruments)
5425 Dual 4-Input NOR Gate (National Semiconductor)
5425 Dual 4-Input NOR Gate (Texas Instruments)
54279 Quad Set-Reset Latch (National Semiconductor)
54284 4-bit parallel binary multiplier (San Mao)
5400 Quad 2-Input NAND Gates (National Semiconductor)
5402 Quad 2-Input NOR Gates (National Semiconductor)
5404 Hex Inverting Gates (National Semiconductor)
