82S115 Datasheet - Signetics

82S115 4096-BI1 BIPOLAR ROM

The 82S 114 and 82S 115 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S114 and 82S115 are supplie.

82S115 Features

* ORGANIZATION: 82S114 - 256 X 8 82S115 - 512 X 8

* ADDRESS ACCESS TIME - 60ns, MAXIMUM

* POWER DISSIPATION - 165pW/BIT, TYPICAL

* INPUT LOADING - (-100pA), MAXIMUM

* ON-CHIP ADDRESS DECODING

* ON-CHIP STORAGE LATCHES

* TRI-STATE OUTPUTS

82S115 Datasheet (258.02 KB)

82S115 Datasheet Preview — Preview of 82S115 PDF

Datasheet Details

Part number:

82S115

Manufacturer:

Signetics

File Size:

258.02 KB

Description:

4096-bi1 bipolar rom.

📁 Related Datasheet

82S11 1024 x 1-BIT BIPOLAR RAM (Signetics)

82S112 HIGH SPEED MULTIPORT MEMORY (Signetics)

82S114 2048-BIT BIPOLAR ROM (Signetics)

82S116 256-BIT BIPOLAR RAM (Signetics)

82S117 256-BIT BIPOLAR RAM (Signetics)

82S10 1024 x 1-BIT BIPOLAR RAM (Signetics)

82S100 Field Programmable Logic Array (Signetics)

82S101 Field Programmable Logic Array (Signetics)

TAGS

82S115 4096-BI1 BIPOLAR ROM Signetics

82S115 Distributor