Datasheet4U Logo Datasheet4U.com

P16M648YA7 - SDRAM MODULE

Datasheet Summary

Description

performance dynamic random-access 256MB module, organized in a x64 configuration, and utilize quad bank architecture with a synchronous interface.

All signals are registered on the positive edge of the clock signals CK0 through CK3.

Features

  • PC-100 and PC133 Compatible.
  • JEDEC.
  • Standard 168-pin , dual in-line memory Module (DIMM).
  • TSOP components.
  • Single 3.3v +.3v power supply.
  • Nonbuffered fully synchronous; all signals measured on positive edge of system clock.
  • Internal pipelined operation; column address can be changed every clock cycle.
  • Quad internal banks for hiding row access/precharge.
  • 64ms 4096 cycle refresh.
  • All inputs, outputs,.

📥 Download Datasheet

Datasheet preview – P16M648YA7

Datasheet Details

Part number P16M648YA7
Manufacturer Spectek
File Size 112.05 KB
Description SDRAM MODULE
Datasheet download datasheet P16M648YA7 Datasheet
Additional preview pages of the P16M648YA7 datasheet.

📁 Similar Datasheet

  • P160 - Rotary Potentiometer (TT)
  • P1602A - Two-Chip SIDACtor Device (LittelFuse)
  • P1602AA - SIDACtor Protection Thyristors (Littelfuse)
  • P1602AB - SIDACtor Protection Thyristors (Littelfuse)
  • P1602AC - SIDACtor Protection Thyristors (Littelfuse)
  • P1602ACMC - SIDACtor Protection Thyristors (Littelfuse)
  • P1602ACMC - Two-Chip MicroCapacitance (LittelFuse)
  • P1602AxRP - SIDACtor All IC Data Book (LittelFuse)
  • P1602C - Compak Two-Chip SIDACtor Device (LittelFuse)
  • P1602CAL - Compak TwinCHIP SIDACtor Device (Littelfuse)
Other Datasheets by Spectek

Full PDF Text Transcription

Click to expand full text
P16M648YA7, P32M6416YA7 P16M648YB7, P32M6416YB7 SDRAM MODULE P16M648YL(X)7, P32M6416YL(X)7 Features: • PC-100 and PC133 Compatible • JEDEC – Standard 168-pin , dual in-line memory Module (DIMM) • TSOP components. • Single 3.3v +.3v power supply. • Nonbuffered fully synchronous; all signals measured on positive edge of system clock. • Internal pipelined operation; column address can be changed every clock cycle. • Quad internal banks for hiding row access/precharge. • 64ms 4096 cycle refresh. • All inputs, outputs, clocks LVTTL compatible.
Published: |