Datasheet4U Logo Datasheet4U.com

W3EG6462S-JD3 - 512MB - 2x32Mx64 DDR SDRAM UNBUFFERED

This page provides the datasheet information for the W3EG6462S-JD3, a member of the W3EG6462S-D3 512MB - 2x32Mx64 DDR SDRAM UNBUFFERED family.

Description

The W3EG6462S is a 2x32Mx64 Double Data Rate SDRAM memory module based on 256Mb DDR SDRAM components.

The module consists of sixteen 32Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock.

Features

  • Double-data-rate architecture DDR200, DDR266, DDR333 and DDR400.
  • JEDEC design specified Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: www. DataSheet4U. com.

📥 Download Datasheet

Datasheet preview – W3EG6462S-JD3

Datasheet Details

Part number W3EG6462S-JD3
Manufacturer White Electronic
File Size 263.74 KB
Description 512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
Datasheet download datasheet W3EG6462S-JD3 Datasheet
Additional preview pages of the W3EG6462S-JD3 datasheet.
Other Datasheets by White Electronic

Full PDF Text Transcription

Click to expand full text
White Electronic Designs W3EG6462S-D3 -JD3 ADVANCED* 512MB – 2x32Mx64 DDR SDRAM UNBUFFERED FEATURES Double-data-rate architecture DDR200, DDR266, DDR333 and DDR400 • JEDEC design specified Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: www.DataSheet4U.com DESCRIPTION The W3EG6462S is a 2x32Mx64 Double Data Rate SDRAM memory module based on 256Mb DDR SDRAM components. The module consists of sixteen 32Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.
Published: |