XCF01S - Platform Flash In-System Programmable Configuration PROMS

This page provides the datasheet information for the XCF01S, a member of the XCF01SVO20C Platform Flash In-System Programmable Configuration PROMS family.

Datasheet Summary

Features

In-System Programmable PROMs for Configuration of Xilinx® FPGAs.
Low-Power Advanced CMOS NOR Flash Process.
Endurance of 20,000 Program/Erase Cycles.
Operation over Full Industrial Temperature Range (.
40°C to +85°C).
IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing.
JTAG Command Initiation of Standard FPGA Configuration.
Cascadable for Storing Longer or Multiple Bitstreams.

Xilinx

📥 Download Datasheet

Datasheet Details

Part number	XCF01S
Manufacturer	Xilinx
File Size	444.25 KB
Description	Platform Flash In-System Programmable Configuration PROMS
Datasheet	XCF01S Datasheet
Additional preview pages of the XCF01S datasheet.

📁 Similar Datasheet

Other Datasheets by Xilinx

XCF02S - Platform Flash In-System Programmable Configuration PROMs
XCF04S - Platform Flash In-System Programmable Configuration PROMs
XCF08P - Platform Flash In-System Programmable Configuration PROMs
XCF16P - Platform Flash In-System Programmable Configuration PROMs
XCF16S - Platform Flash In-System Programmable Configuration PROMS
XCF32P - Platform Flash In-System Programmable Configuration PROMs
XCF32S - Platform Flash In-System Programmable Configuration PROMS

Full PDF Text Transcription

Click to expand full text

35 R DS123 (v2.19) June 6, 2016 Platform Flash In-System Programmable Configuration PROMs Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx® FPGAs • Low-Power Advanced CMOS NOR Flash Process • Endurance of 20,000 Program/Erase Cycles • Operation over Full Industrial Temperature Range (–40°C to +85°C) • IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing • JTAG Command Initiation of Standard FPGA Configuration • Cascadable for Storing Longer or Multiple Bitstreams • Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ) • I/O Pins Compatible with Voltage Levels Ranging From 1.8V to 3.3V • Design Support Using the Xilinx ISE® Alliance and Foundation™ Software Packages • XCF01S/XCF02S/XCF04S • 3.

Published: Jan 20, 2009 |