Datasheet4U Logo Datasheet4U.com

XCF16S - Platform Flash In-System Programmable Configuration PROMS

This page provides the datasheet information for the XCF16S, a member of the XCF01SVO20C Platform Flash In-System Programmable Configuration PROMS family.

Datasheet Summary

Description

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs.

Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams.

Features

  • In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (.
  • 40°C to +85°C) IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longe.

📥 Download Datasheet

Datasheet preview – XCF16S

Datasheet Details

Part number XCF16S
Manufacturer Xilinx
File Size 444.25 KB
Description Platform Flash In-System Programmable Configuration PROMS
Datasheet download datasheet XCF16S Datasheet
Additional preview pages of the XCF16S datasheet.

📁 Similar Datasheet

Other Datasheets by Xilinx
  • XCF16P - Platform Flash In-System Programmable Configuration PROMs
  • XCF01S - Platform Flash In-System Programmable Configuration PROMS
  • XCF02S - Platform Flash In-System Programmable Configuration PROMs
  • XCF04S - Platform Flash In-System Programmable Configuration PROMs
  • XCF08P - Platform Flash In-System Programmable Configuration PROMs
  • XCF32P - Platform Flash In-System Programmable Configuration PROMs
  • XCF32S - Platform Flash In-System Programmable Configuration PROMS

Full PDF Text Transcription

Click to expand full text
R 4 2 Platform Flash In-System Programmable Configuration PROMS Preliminary Product Specification DS123 (v2.6) March 14, 2005 0 Features • • • • • • • • • • In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (–40°C to +85°C) IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longer or Multiple Bitstreams Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ) I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.
Published: |