A4S12D40FTP is a 4-bank x 8,388,608-word x 16-bit, A4S12D30FTP is a 4-bank x 16777216word x 8-bit, double data rate synchronous DRAM, with SSTL_2 interface.
All control and address signals are referenced to the rising edge of CLK.
Input data is registered on both edges of data strobe, and output dat
A4S12D40FTP Features
* -Vdd=Vddq=2.5V+0.2V(G6 Grade) -Vdd=Vddq=2.6V+0.1V(G5 Grade) - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS trans
A4S12D30FTP-ZentelElectronics.pdf
Datasheet Details
A4S12D40FTP, A4S12D30FTP
Zentel Electronics
1.33 MB
512mb ddr sdram.
This datasheet PDF includes multiple part numbers: A4S12D40FTP, A4S12D30FTP.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
