Datasheet4U Logo Datasheet4U.com

74AC11238 - 3-Line to 8-Line Decoders/Demultiplecers

Datasheet Summary

Description

propagation delay times.

📥 Download Datasheet

Datasheet preview – 74AC11238

Datasheet Details

Part number 74AC11238
Manufacturer Texas Instruments
File Size 109.08 KB
Description 3-Line to 8-Line Decoders/Demultiplecers
Datasheet download datasheet 74AC11238 Datasheet
Additional preview pages of the 74AC11238 datasheet.

📁 Similar Datasheet

  • 74AC11239 - DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER (NXP)
  • 74AC11286 - 9-bit odd/even parity generator/checker (NXP)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
Other Datasheets by Texas Instruments
  • 74AC11239 - DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER
  • 74AC11240 - OCTAL BUFFER/LINE DRIVER
  • 74AC11241 - OCTAL BUFFERS/LINE DRIVERS
  • 74AC11244 - OCTAL BUFFER/DRIVER
  • 74AC11245 - OCTAL BUS TRANSCEIVER
  • 74AC11251 - 1-OF-8 DATA SELECTOR/MULTIPLEXER
  • 74AC11253 - DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS
  • 74AC11257 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
ą 54AC11238, 74AC11238 3ĆLINE TO 8ĆLINE DECODERS/DEMULTIPLEXERS ą SCAS039A − APRIL 1988 − REVISED APRIL 1993 • Designed Specifically for High-Speed 54AC11238 . . . J PACKAGE Memory Decoders and Data Transmission 74AC11238 . . . D OR N PACKAGE Systems (TOP VIEW) • Noninverting Version of ′AC11138 • Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPICt (Enhanced-Performance Implanted Y1 Y2 Y3 GND Y4 Y5 Y6 Y7 1 2 3 4 5 6 7 8 16 Y0 15 A 14 B 13 C 12 VCC 11 G1 10 G2A 9 G2B CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C 54AC11238 . . .
Published: |