Datasheet4U Logo Datasheet4U.com

74F112 Datasheet - Texas Instruments

74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time require.

74F112 Datasheet (666.05 KB)

Preview of 74F112 PDF
74F112 Datasheet Preview Page 2 74F112 Datasheet Preview Page 3

Datasheet Details

Part number:

74F112

Manufacturer:

Texas Instruments ↗

File Size:

666.05 KB

Description:

Dual negative-edge-triggered j-k flip-flop.

📁 Related Datasheet

74F11 Triple 3-Input AND Gate (National Semiconductor)

74F11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74F11 Triple 3-input NAND gate (NXP)

74F11 Triple 3-Input AND Gate (Texas Instruments)

74F112 Dual J-K negative edge-triggered flip-flop (NXP)

74F112 Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)

74F113 Dual J-K negative edge-triggered flip-flops (NXP)

74F113 Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)

TAGS

74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP Texas Instruments

74F112 Distributor