74F112 Datasheet, Flip-flop, Texas Instruments

PDF File Details

Part number:

74F112

Manufacturer:

Texas Instruments ↗

File Size:

666.05kb

Download:

📄 Datasheet

Description:

Dual negative-edge-triggered j-k flip-flop. The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs s

TAGS

📁 Related Datasheet

74F11 - Triple 3-Input AND Gate (National Semiconductor)
74F11 Triple 3-Input AND Gate April 1988 Revised September 2000 74F11 Triple 3-Input AND Gate General Description This device contains three indepen.

74F11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
74F11 Triple 3-Input AND Gate 74F11 Triple 3-Input AND Gate General Description This device contains three independent gates, each of which performs .

74F11 - Triple 3-input NAND gate (NXP)
INTEGRATED CIRCUITS 74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate Product specification IC15 Data Handbook 1989 Sep 20 Philips Semico.

74F11 - Triple 3-Input AND Gate (Texas Instruments)
• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devic.

74F112 - Dual J-K negative edge-triggered flip-flop (NXP)
INTEGRATED CIRCUITS 74F112 Dual J-K negative edge-triggered flip-flop Product specification IC15 Data Handbook 1990 Feb 09 Philips Semiconductors P.

74F112 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F112 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description T.

74F113 - Dual J-K negative edge-triggered flip-flops (NXP)
INTEGRATED CIRCUITS 74F113 Dual J-K negative edge-triggered flip-flops without reset Product specification IC15 Data Handbook 1991 Feb 14 Philips Se.

74F113 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F113 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description T.

74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F114 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised August 1999 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks .

74F10 - Triple 3-input NAND gate (NXP)
INTEGRATED CIRCUITS 74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate Product specification IC15 Data Handbook 1989 Sep 20 Philips Semico.