Datasheet4U Logo Datasheet4U.com

AM1705 - ARM Microprocessor

Datasheet Summary

Description

The AM1705 is a low-power ARM microprocessor based on an ARM926EJ-S.

Features

  • 1.
  • 375- and 456-MHz ARM926EJ-S™ RISC Core.
  • 32-Bit and 16-Bit (Thumb®) Instructions.
  • Single-Cycle MAC.
  • ARM Jazelle® Technology.
  • Embedded ICE-RT™ for Real-Time Debug.
  • ARM9™ Memory Architecture.
  • 16KB of Instruction Cache.
  • 16KB of Data Cache.
  • 8KB of RAM (Vector Table).
  • 64KB of ROM.
  • Enhanced Direct Memory Access Controller 3 (EDMA3):.
  • 2 Transfer Controllers.
  • 32 Independent DMA Channels.

📥 Download Datasheet

Datasheet preview – AM1705

Datasheet Details

Part number AM1705
Manufacturer Texas Instruments
File Size 1.92 MB
Description ARM Microprocessor
Datasheet download datasheet AM1705 Datasheet
Additional preview pages of the AM1705 datasheet.

📁 Similar Datasheet

  • AM1702A - 256 x 8-Bit Programmable ROM (AMD)
  • AM178E585-B - AMOLED (Osptek)
  • AM178Q368448LK - AMOLED (Osptek)
  • AM1 - High Dynamic Range Gain Block (WJ Communication)
  • AM1 - High Dynamic Range Gain Block (TriQuint Semiconductor)
  • AM1 - Tube (Philips)
  • AM100 - 1.0 AMPERE SILICON MINIATURE SINGLE-PHASE BRIDGES (PAN JIT)
  • AM100 - 1.0 TO 1.5 AMPERE SILICON MINIATURE SINGLE-PHASE BRIDGE (TRSYS)
  • AM100 - Silicon Miniature Single-Phase Bridge (Comchip Technology)
  • AM100 - magnetic resistance angle sensor (Alfa Electronics)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community AM1705 SPRS657F – FEBRUARY 2010 – REVISED JANUARY 2017 AM1705 ARM® Microprocessor 1 Device Overview 1.1 Features 1 • 375- and 456-MHz ARM926EJ-S™ RISC Core – 32-Bit and 16-Bit (Thumb®) Instructions – Single-Cycle MAC – ARM Jazelle® Technology – Embedded ICE-RT™ for Real-Time Debug • ARM9™ Memory Architecture – 16KB of Instruction Cache – 16KB of Data Cache – 8KB of RAM (Vector Table) – 64KB of ROM • Enhanced Direct Memory Access Controller 3 (EDMA3): – 2 Transfer Controllers – 32 Independent DMA Channels – 8 Quick DMA Channels – Programmable Transfer Burst Size • 128KB of RAM Memory • 3.
Published: |