DS90LV001 Datasheet PDF - Texas Instruments 800-Mbps LVDS Buffer Specs

DS90LV001 - 800-Mbps LVDS Buffer

Datasheet Summary

Description

The DS90LV001 LVDS-LVDS Buffer takes an LVDS input signal and provides an LVDS output signal.

Features

1.
2 Single +3.3 V Supply.
LVDS Receiver Inputs Accept LVPECL Signals.
TRI-STATE Outputs.
Receiver Input Threshold < ±100 mV.
Fast Propagation Delay of 1.4 ns (Typ).
Low Jitter 800 Mbps Fully Differential Data Path.
100 ps (Typ) of pk-pk Jitter with PRBS = 223.
1 Data Pattern at 800 Mbps.
Compatible with ANSI/TIA/EIA-644-A LVDS Standard.
8 pin SOIC and Space Saving (70%) WSON Package.
Industrial Tempe.

Datasheet Details

Part number	DS90LV001
Manufacturer	Texas Instruments
File Size	1.04 MB
Description	800-Mbps LVDS Buffer
Datasheet	DS90LV001 Datasheet
Additional preview pages of the DS90LV001 datasheet.

📁 Similar Datasheet

DS90LV001 - 3.3V LVDS-LVDS Buffer (National Semiconductor)

DS90LV004 - 4-Channel LVDS Buffer/Repeater (National Semiconductor)

DS90LV011A - 3V LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV012A - 3V LVDS Single CMOS Differential Line Receiver (National Semiconductor)

DS90LV017 - LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV017A - LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV018A - 3V LVDS Single CMOS Differential Line Receiver (National Semiconductor)

DS90LV019 - 3.3V or 5V LVDS Driver/Receiver (National Semiconductor)

DS90LV027 - LVDS Dual High Speed Differential Driver (National Semiconductor)

DS90LV027A - LVDS Dual High Speed Differential Driver (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

DS90LV001 www.ti.com SNLS067E – JANUARY 2001 – REVISED APRIL 2013 DS90LV001 800 Mbps LVDS Buffer Check for Samples: DS90LV001 FEATURES 1 •2 Single +3.3 V Supply • LVDS Receiver Inputs Accept LVPECL Signals • TRI-STATE Outputs • Receiver Input Threshold < ±100 mV • Fast Propagation Delay of 1.4 ns (Typ) • Low Jitter 800 Mbps Fully Differential Data Path • 100 ps (Typ) of pk-pk Jitter with PRBS = 223−1 Data Pattern at 800 Mbps • Compatible with ANSI/TIA/EIA-644-A LVDS Standard • 8 pin SOIC and Space Saving (70%) WSON Package • Industrial Temperature Range DESCRIPTION The DS90LV001 LVDS-LVDS Buffer takes an LVDS input signal and provides an LVDS output signal.

Published: Jul 4, 2023 |