SN74AUC125 QUADRUPLE BUS BUFFER GATE

Texas Instruments

Description

www.ti.com .
ORDERING INFORMATION This quadruple bus buffer gate is designed for 0.

📥 Download Datasheet

SN74AUC125 Datasheet Preview — Preview of SN74AUC125 PDF

Datasheet Specifications

Part number: SN74AUC125
Manufacturer: Texas Instruments ↗
File Size: 819.72 KB
Datasheet: SN74AUC125-etcTI.pdf
Description: QUADRUPLE BUS BUFFER GATE

Features

* Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
* Ioff Supports Partial-Power-Down Mode Operation
* Sub-1-V Operable
* Max tpd of 2.1 ns at 1.8 V
* Low Power Consumption, 10-µA Max ICC
* ±8-mA Output Dri

Applications

* using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. TA
* 40°C to 85°C QFN
* RGY ORDERING INFORMATION PACKAGE (1) ORDERABLE PART NUMBER Tape and reel SN74AUC125RGYR TOP-SIDE MARKING MS125 (1) Pac

SN74AUC125 Distributors

📁 Related Datasheet

SN74101 SN74102 SN74103 SN74106 SN74108 SN7411

📌 All Tags

SN74AUC125 QUADRUPLE BUS BUFFER GATE Texas Instruments

Texas Instruments SN74AUC125-like datasheet