Datasheet4U Logo Datasheet4U.com

SN74AUC126 - QUADRUPLE BUS BUFFER GATE

📥 Download Datasheet

Preview of SN74AUC126 PDF
datasheet Preview Page 2 datasheet Preview Page 3

SN74AUC126 Product details

Description

ORDERING INFORMATION This quadruple bus buffer gate is designed for 0.8-V to 2.7-V VCC operation, but is designed specifically for 1.6-V to 1.95-V VCC operation.The SN74AUC126 contains four independent line drivers with 3-state outputs.Each output is disabled when the associated output-enable (OE) input is low.To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-so

Features

📁 SN74AUC126 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
Other Datasheets by Texas Instruments
Published: |