Datasheet4U Logo Datasheet4U.com

SN74AUC2G125 DUAL BUS BUFFER GATE

SN74AUC2G125 Description

www.ti.com SN74AUC2G125 DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS SCES532D * DECEMBER 2003 * REVISED AUGUST 2007 .
ORDERING INFORMATION This dual bus buffer gate is operational at 0.

SN74AUC2G125 Features

* Available in the Texas Instruments NanoFree™ Package
* Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
* Ioff Supports Partial-Power-Down Mode Operation
* Sub-1-V Operable
* Max tpd of 1.8 ns at 1.8 V

SN74AUC2G125 Applications

* of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard

📥 Download Datasheet

Preview of SN74AUC2G125 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)

📌 All Tags

DUAL BUS BUFFER GATE Texas Instruments
Texas Instruments SN74AUC2G125-like datasheet