Datasheet4U Logo Datasheet4U.com

SN74F112 Datasheet - Texas Instruments

SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time require.

SN74F112-etcTI.pdf

Preview of SN74F112 PDF
SN74F112 Datasheet Preview Page 2 SN74F112 Datasheet Preview Page 3

Datasheet Details

Part number:

SN74F112

Manufacturer:

Texas Instruments ↗

File Size:

666.05 KB

Description:

Dual negative-edge-triggered j-k flip-flop.

📁 Related Datasheet

SN74F11 Triple 3-Input AND Gate (Texas Instruments)

SN74F10 TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)

SN74F1016 16-Bit Schottky Barrier Diode RC Bus-Termination Array (Texas Instruments)

SN74F1056 8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY (Texas Instruments)

SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP (Texas Instruments)

SN74F125 QUADRUPLE BUS BUFFER GATE (Texas Instruments)

SN74F126 QUADRUPLE BUS BUFFER GATE (Texas Instruments)

SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)

TAGS

SN74F112 SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP Texas Instruments

SN74F112 Distributor