Datasheet4U Logo Datasheet4U.com

SN74F126

QUADRUPLE BUS BUFFER GATE

SN74F126 Features

* independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. D, N, OR NS PACKAGE (TOP VIEW) 1OE 1 1A 2 1Y 3 2OE 4 2A 5 2Y 6 GND 7 14 VCC 13 4OE 12 4A 11 4Y 10 3OE 9 3A 8 3Y To ensure the high-impedance state during power up or power

SN74F126 Datasheet (608.22 KB)

Preview of SN74F126 PDF

Datasheet Details

Part number:

SN74F126

Manufacturer:

Texas Instruments ↗

File Size:

608.22 KB

Description:

Quadruple bus buffer gate.
SN74F126 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SDFS017B

* JANUARY 1989

* REVISED NOVEMBER 2002 D 4.5-V to 5.5-V VCC Operatio.

📁 Related Datasheet

SN74F125 - QUADRUPLE BUS BUFFER GATE (Texas Instruments)
D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers description/ordering information The SN74F125 features independent line drivers w.

SN74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devic.

SN74F1016 - 16-Bit Schottky Barrier Diode RC Bus-Termination Array (Texas Instruments)
• Designed to Reduce Reflection Noise • Repetitive Peak Forward Current . . . 300 mA • 16-Bit Array Structure Suited for Bus-Oriented Systems descript.

SN74F1056 - 8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY (Texas Instruments)
D Designed to Reduce Reflection Noise D Repetitive Peak Forward Current 300 mA D 8-Bit Array Structure Suited for Bus-Oriented Systems description Thi.

SN74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP (Texas Instruments)
SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SDFS047A – MARCH 1987 – REVISED OCTOBER 1993 • Package Options I.

SN74F11 - Triple 3-Input AND Gate (Texas Instruments)
• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devic.

SN74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP (Texas Instruments)
SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993 • Package Options Inclu.

SN74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)
SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS D Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems D In.

TAGS

SN74F126 QUADRUPLE BUS BUFFER GATE Texas Instruments

Image Gallery

SN74F126 Datasheet Preview Page 2 SN74F126 Datasheet Preview Page 3

SN74F126 Distributor