SN74F175
887.63kb
Quadruple d-type flip-flop. This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input. In
TAGS
📁 Related Datasheet
SN74F174A - HEX D-TYPE FLIP-FLOP
(Texas Instruments)
• Contains Six Flip-Flops With Single-Rail
Outputs
• Buffered Clock and Direct Clear Inputs • Applications Include:
Buffer/Storage Registers
Shift Reg.
SN74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
(Texas Instruments)
• Package Options Include Plastic
Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
description
These devic.
SN74F1016 - 16-Bit Schottky Barrier Diode RC Bus-Termination Array
(Texas Instruments)
• Designed to Reduce Reflection Noise • Repetitive Peak Forward
Current . . . 300 mA
• 16-Bit Array Structure Suited for
Bus-Oriented Systems
descript.
SN74F1056 - 8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY
(Texas Instruments)
D Designed to Reduce Reflection Noise D Repetitive Peak Forward Current 300 mA D 8-Bit Array Structure Suited for
Bus-Oriented Systems
description
Thi.
SN74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
(Texas Instruments)
SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDFS047A – MARCH 1987 – REVISED OCTOBER 1993
• Package Options I.
SN74F11 - Triple 3-Input AND Gate
(Texas Instruments)
• Package Options Include Plastic
Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
description
These devic.
SN74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
(Texas Instruments)
SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993
• Package Options Inclu.
SN74F125 - QUADRUPLE BUS BUFFER GATE
(Texas Instruments)
D 3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
description/ordering information The SN74F125 features independent line drivers w.
SN74F126 - QUADRUPLE BUS BUFFER GATE
(Texas Instruments)
SN74F126
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SDFS017B – JANUARY 1989 – REVISED NOVEMBER 2002
D 4.5-V to 5.5-V VCC Operation D Max tpd of 6.
SN74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
(Texas Instruments)
SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
D Designed Specifically for High-Speed
Memory Decoders and Data Transmission Systems
D In.