* a common clock enable instead of a common clear. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to
SN74F378 Datasheet (187.57 KB)
SN74F378
187.57 KB
Hex d-type flip-flop.
Contains Six D-Type Flip-Flops With Single-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Gen.
📁 Related Datasheet
SN74F373 OCTAL TRANSPARENT D-TYPE LATCHES (Texas Instruments)
SN74F373N OCTAL TRANSPARENT D-TYPE LATCHES (Texas Instruments)
SN74F374 Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
SN74F374N Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
SN74F377A OCTAL D-TYPE FLIP-FLOP (Texas Instruments)
SN74F377AN OCTAL D-TYPE FLIP-FLOP (Texas Instruments)
SN74F30 8-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN74F30N 8-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES (Texas Instruments)
SN74F32N QUADRUPLE 2-INPUT POSITIVE-OR GATES (Texas Instruments)
