Datasheet4U Logo Datasheet4U.com

SN74LV21A Dual 4-Input Positive-AND Gate

SN74LV21A Description

SN74LV21A SCES340F * SEPTEMBER 2000 * REVISED JULY 2023 SN74LV21A Dual 4-Input Positive-AND Gate 1 .
These dual 4-input positive-AND gates are designed for 2-V to 5.

SN74LV21A Features

* 2-V to 5.5-V VCC Operation
* Max tpd of 6 ns at 5 V
* Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C
* Ioff Supports Partial-Power-Down Mode Operation
* Lat

SN74LV21A Applications

* using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. Package Information PART NUMBER PACKAGE1 PACKAGE SIZE2 DGV (TVSOP, 14) 3.60 mm x 6.4 mm D (SOIC, 14) 8.65 mm x 6 mm SN74LV21A NS (SO, 14) 10.20 mm x 7.8

📥 Download Datasheet

Preview of SN74LV21A PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)

📌 All Tags

Dual 4-Input Positive-AND Gate Texas Instruments
Texas Instruments SN74LV21A-like datasheet