74AUP1G07-Q100 Datasheet, Buffer, nexperia

74AUP1G07-Q100 Features

  • Buffer
  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range

PDF File Details

Part number:

74AUP1G07-Q100

Manufacturer:

nexperia ↗

File Size:

209.44kb

Download:

📄 Datasheet

Description:

Low-power buffer. The 74AUP1G07-Q100 is a single buffer with open-drain output. Schmitt-trigger action at all inputs makes the circuit tolerant of slow

Datasheet Preview: 74AUP1G07-Q100 📥 Download PDF (209.44kb)
Page 2 of 74AUP1G07-Q100 Page 3 of 74AUP1G07-Q100

74AUP1G07-Q100 Application

  • Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down

TAGS

74AUP1G07-Q100
Low-power
buffer
nexperia

📁 Related Datasheet

74AUP1G07 - Low-power buffer (NXP Semiconductors)
.. 74AUP1G07 Low-power buffer with open-drain output Rev. 02 — 14 June 2007 Product data sheet 1. General description The 74AUP1G07.

74AUP1G07 - SINGLE BUFFER/DRIVER (Diodes)
74AUP1G07 SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP1G07 - Low-power buffer (nexperia)
74AUP1G07 Low-power buffer with open-drain output Rev. 10 — 13 January 2022 Product data sheet 1. General description The 74AUP1G07 is a single buff.

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
.. 74AUP1G00 Low-power 2-input NAND gate Rev. 02 — 29 June 2006 Product data sheet 1. General description The 74AUP1G00 is a high-p.

74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G00 - Low-power 2-input NAND gate (nexperia)
74AUP1G00 Low-power 2-input NAND gate Rev. 8 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00 is a single 2-input NAND gate.

74AUP1G00-Q100 - Low-power 2-input NAND gate (nexperia)
74AUP1G00-Q100 Low-power 2-input NAND gate Rev. 2 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00-Q100 is a single 2-input.

74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G02 Low-power 2-input NOR gate Rev. 01 — 18 July 2005 .. Product data sheet 1. General description The 74AUP1G02 is a high-p.

74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
74AUP1G02 SINGLE 2 INPUT POSITIVE NOR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended ba.

74AUP1G02 - Low-power 2-input NOR gate (nexperia)
74AUP1G02 Low-power 2-input NOR gate Rev. 9 — 13 January 2022 Product data sheet 1. General description The 74AUP1G02 is a single 2-input NOR gate. .

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts