Datasheet4U Logo Datasheet4U.com

74AUP1G08

Low-power 2-input AND gate

74AUP1G08 Features

* s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114-C Class 3A. Exceeds 50

74AUP1G08 General Description

The 74AUP1G08 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device e.

74AUP1G08 Datasheet (127.81 KB)

Preview of 74AUP1G08 PDF

Datasheet Details

Part number:

74AUP1G08

Manufacturer:

NXP ↗ Semiconductors

File Size:

127.81 KB

Description:

Low-power 2-input and gate.

📁 Related Datasheet

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
.. 74AUP1G00 Low-power 2-input NAND gate Rev. 02 — 29 June 2006 Product data sheet 1. General description The 74AUP1G00 is a high-p.

74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G00 - Low-power 2-input NAND gate (nexperia)
74AUP1G00 Low-power 2-input NAND gate Rev. 8 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00 is a single 2-input NAND gate.

74AUP1G00-Q100 - Low-power 2-input NAND gate (nexperia)
74AUP1G00-Q100 Low-power 2-input NAND gate Rev. 2 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00-Q100 is a single 2-input.

74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G02 Low-power 2-input NOR gate Rev. 01 — 18 July 2005 .. Product data sheet 1. General description The 74AUP1G02 is a high-p.

74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
74AUP1G02 SINGLE 2 INPUT POSITIVE NOR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended ba.

74AUP1G02 - Low-power 2-input NOR gate (nexperia)
74AUP1G02 Low-power 2-input NOR gate Rev. 9 — 13 January 2022 Product data sheet 1. General description The 74AUP1G02 is a single 2-input NOR gate. .

74AUP1G02-Q100 - Low-power 2-input NOR gate (nexperia)
74AUP1G02-Q100 Low-power 2-input NOR gate Rev. 3 — 13 January 2022 Product data sheet 1. General description The 74AUP1G02-Q100 is a single 2-input .

TAGS

74AUP1G08 Low-power 2-input AND gate NXP Semiconductors

Image Gallery

74AUP1G08 Datasheet Preview Page 2 74AUP1G08 Datasheet Preview Page 3

74AUP1G08 Distributor