Datasheet4U Logo Datasheet4U.com

74AUP1G373

Low-power D-type transparent latch

74AUP1G373 Features

* s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000

74AUP1G373 General Description

The 74AUP1G373 provides the single D-type transparent latch with 3-state output. While the latch-enable (LE) input is high, the Q output follows the data (D) input. When pin LE is LOW, the latch stores the information that was present at the D-input one set-up time preceding the HIGH-to-LOW transiti.

74AUP1G373 Datasheet (144.41 KB)

Preview of 74AUP1G373 PDF

Datasheet Details

Part number:

74AUP1G373

Manufacturer:

NXP ↗ Semiconductors

File Size:

144.41 KB

Description:

Low-power d-type transparent latch.
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 03

* 9 January 2008 www.DataSheet4U.com Product data sheet 1. General descripti.

📁 Related Datasheet

74AUP1G373 - Low-power D-type transparent latch (nexperia)
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 9 — 20 January 2022 Product data sheet 1. General description The 74AUP1G373 is a sing.

74AUP1G373-Q100 - Low-power D-type transparent latch (nexperia)
74AUP1G373-Q100 Low-power D-type transparent latch; 3-state Rev. 3 — 20 January 2022 Product data sheet 1. General description The 74AUP1G373-Q100.

74AUP1G374 - Low-power D-type flip-flop (nexperia)
74AUP1G374 Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 10 — 21 January 2022 Product data sheet 1. General description The 74AU.

74AUP1G374-Q100 - Low-power D-type flip-flop (nexperia)
74AUP1G374-Q100 Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 3 — 21 January 2022 Product data sheet 1. General description The .

74AUP1G32 - Low-power 2-input OR gate (NXP)
.. 74AUP1G32 Low-power 2-input OR gate Rev. 01 — 2 August 2005 Product data sheet 1. General description The 74AUP1G32 is a high-pe.

74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G32 SINGLE 2 INPUT POSITIVE OR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended bat.

74AUP1G32 - Low-power 2-input OR-gate (nexperia)
74AUP1G32 Low-power 2-input OR-gate Rev. 11 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32 is a single 2-input OR gate. S.

74AUP1G32-Q100 - Low-power 2-input OR-gate (nexperia)
74AUP1G32-Q100 Low-power 2-input OR-gate Rev. 5 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32-Q100 provides the single 2.

TAGS

74AUP1G373 Low-power D-type transparent latch NXP Semiconductors

Image Gallery

74AUP1G373 Datasheet Preview Page 2 74AUP1G373 Datasheet Preview Page 3

74AUP1G373 Distributor