74AUP1G32 Datasheet, Gate, NXP

74AUP1G32 Features

• Gate s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95

PDF File Details

Part number:

74AUP1G32

Manufacturer:

NXP ↗

File Size:

107.17kb

Download:

📄 Datasheet

Description:

Low-power 2-input or gate. The 74AUP1G32 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL famil

74AUP1G32 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

TAGS

74AUP1G32

NXP

📁 Related Datasheet

74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G32 SINGLE 2 INPUT POSITIVE OR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended bat.

74AUP1G32 - Low-power 2-input OR-gate (nexperia)
74AUP1G32 Low-power 2-input OR-gate Rev. 11 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32 is a single 2-input OR gate. S.

74AUP1G32-Q100 - Low-power 2-input OR-gate (nexperia)
74AUP1G32-Q100 Low-power 2-input OR-gate Rev. 5 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32-Q100 provides the single 2.

74AUP1G3208 - Low Power 3-Input OR-AND Gate (NXP)
.. 74AUP1G3208 Low-power 3-input OR-AND gate Rev. 01 — 29 November 2006 Product data sheet 1. General description The 74AUP1G3208 i.

74AUP1G3208 - Low-power 3-input OR-AND gate (nexperia)
74AUP1G3208 Low-power 3-input OR-AND gate Rev. 10 — 9 May 2023 Product data sheet 1. General description The 74AUP1G3208 is a single 3-input OR-AND .

74AUP1G332 - Low Power 3-Input OR Gate (NXP)
.. 74AUP1G332 Low-power 3-input OR gate Rev. 01 — 13 November 2006 Product data sheet 1. General description The 74AUP1G332 is a hi.

74AUP1G332 - Low-power 3-input OR-gate (nexperia)
74AUP1G332 Low-power 3-input OR-gate Rev. 7 — 20 January 2022 Product data sheet 1. General description The 74AUP1G332 is a single 3-input OR gate. .

74AUP1G34 - Low-power buffer (NXP)
74AUP1G34 Low-power buffer Rev. 01 — 4 August 2005 .. Product data sheet 1. General description The 74AUP1G34 is a high-performanc.

74AUP1G34 - SINGLE BUFFER GATE (Diodes)
74AUP1G34 SINGLE BUFFER GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in .

74AUP1G34 - Low-power buffer (nexperia)
74AUP1G34 Low-power buffer Rev. 10 — 20 January 2022 Product data sheet 1. General description The 74AUP1G34 is a single buffer. Schmitt-trigger act.