Datasheet4U Logo Datasheet4U.com

74AUP1G373-Q100

Low-power D-type transparent latch

74AUP1G373-Q100 Features

* Automotive product qualification in accordance with AEC-Q100 (Grade 1)

* Specified from -40 °C to +85 °C and from -40 °C to +125 °C

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* CMOS low power dissipation

* Complies with JED

74AUP1G373-Q100 General Description

The 74AUP1G373-Q100 is a single D-type transparent latch; 3-state. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fu.

74AUP1G373-Q100 Datasheet (265.78 KB)

Preview of 74AUP1G373-Q100 PDF

Datasheet Details

Part number:

74AUP1G373-Q100

Manufacturer:

nexperia ↗

File Size:

265.78 KB

Description:

Low-power d-type transparent latch.

📁 Related Datasheet

74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 03 — 9 January 2008 .. Product data sheet 1. General description The 7.

74AUP1G373 - Low-power D-type transparent latch (nexperia)
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 9 — 20 January 2022 Product data sheet 1. General description The 74AUP1G373 is a sing.

74AUP1G374 - Low-power D-type flip-flop (nexperia)
74AUP1G374 Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 10 — 21 January 2022 Product data sheet 1. General description The 74AU.

74AUP1G374-Q100 - Low-power D-type flip-flop (nexperia)
74AUP1G374-Q100 Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 3 — 21 January 2022 Product data sheet 1. General description The .

74AUP1G32 - Low-power 2-input OR gate (NXP)
.. 74AUP1G32 Low-power 2-input OR gate Rev. 01 — 2 August 2005 Product data sheet 1. General description The 74AUP1G32 is a high-pe.

74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G32 SINGLE 2 INPUT POSITIVE OR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended bat.

74AUP1G32 - Low-power 2-input OR-gate (nexperia)
74AUP1G32 Low-power 2-input OR-gate Rev. 11 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32 is a single 2-input OR gate. S.

74AUP1G32-Q100 - Low-power 2-input OR-gate (nexperia)
74AUP1G32-Q100 Low-power 2-input OR-gate Rev. 5 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32-Q100 provides the single 2.

TAGS

74AUP1G373-Q100 Low-power D-type transparent latch nexperia

Image Gallery

74AUP1G373-Q100 Datasheet Preview Page 2 74AUP1G373-Q100 Datasheet Preview Page 3

74AUP1G373-Q100 Distributor