74AUP1G374

Low-power D-type flip-flop

nexperia

74AUP1G374 Features

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* CMOS low power dissipation

* Complies with JEDEC standards:

* JESD8-12 (0.8 V to 1.3 V)

* JESD8-11 (0.9 V to 1.65 V)

* JESD8-7 (1.65 V to 1.95 V)

* JESD8-5 (2.3 V t

74AUP1G374 General Description

The 74AUP1G374 is a single D-type flip-flop; positive-edge trigger (3-state). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This d.

74AUP1G374 Datasheet (298.70 KB)

74AUP1G374 Datasheet Preview — Preview of 74AUP1G374 PDF

Datasheet Details

Part number:

74AUP1G374

Manufacturer:

nexperia ↗

File Size:

298.70 KB

Description:

Low-power d-type flip-flop.

📁 Related Datasheet

74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 03 — 9 January 2008 .. Product data sheet 1. General description The 7.

74AUP1G373 - Low-power D-type transparent latch (nexperia)
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 9 — 20 January 2022 Product data sheet 1. General description The 74AUP1G373 is a sing.

74AUP1G373-Q100 - Low-power D-type transparent latch (nexperia)
74AUP1G373-Q100 Low-power D-type transparent latch; 3-state Rev. 3 — 20 January 2022 Product data sheet 1. General description The 74AUP1G373-Q100.

74AUP1G374-Q100 - Low-power D-type flip-flop (nexperia)
74AUP1G374-Q100 Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 3 — 21 January 2022 Product data sheet 1. General description The .

74AUP1G32 - Low-power 2-input OR gate (NXP)
.. 74AUP1G32 Low-power 2-input OR gate Rev. 01 — 2 August 2005 Product data sheet 1. General description The 74AUP1G32 is a high-pe.

74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G32 SINGLE 2 INPUT POSITIVE OR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended bat.

74AUP1G32 - Low-power 2-input OR-gate (nexperia)
74AUP1G32 Low-power 2-input OR-gate Rev. 11 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32 is a single 2-input OR gate. S.

74AUP1G32-Q100 - Low-power 2-input OR-gate (nexperia)
74AUP1G32-Q100 Low-power 2-input OR-gate Rev. 5 — 17 January 2022 Product data sheet 1. General description The 74AUP1G32-Q100 provides the single 2.

TAGS

74AUP1G374 Low-power D-type flip-flop nexperia

Image Gallery

74AUP1G374 Features

74AUP1G374 General Description

Datasheet Details

File Size:

Description:

74AUP1G374 Distributor