Datasheet4U Logo Datasheet4U.com

AK5361024BW - 1048576 Word by 32 Bit CMOS Dynamic Random Access Memory

General Description

The Accutek AK5361024BW high density memory module is a CMOS dynamic RAM organized in 1024K x 36 bit words.

The module consists of two standard 1 Meg x 16 bits DRAMs and one 1 Meg x 4 bit Quad CAS DRAM in plastic SOJ packages.

Key Features

  • 1,048,576 x 36 bit organization.
  • 72 pad Single In-Line Module.
  • Standard with gold fingers, solder or tin plating optional.
  • CAS-before-RAS, RAS-only or hidden refresh.
  • Operating free air temperature 0oC to 70oC.
  • Single 5 Volt Power Supply.
  • 1024 Refresh Cycles, 16 mSEC.
  • Available in Fast Page Mode or EDO.
  • Power: 2.125 Watt Max Active (50nS) 1.975 Watt Max Active (60 nS) 1.825 Watt Max Active (70 nS) 30 mW Max Standby.
  • Downward compatible with AK5.

📥 Download Datasheet

Datasheet Details

Part number AK5361024BW
Manufacturer ACCUTEK
File Size 138.51 KB
Description 1048576 Word by 32 Bit CMOS Dynamic Random Access Memory
Datasheet download datasheet AK5361024BW Datasheet

Full PDF Text Transcription for AK5361024BW (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for AK5361024BW. For precise diagrams, and layout, please refer to the original PDF.

MICROCIRCUIT CORPORATION DESCRIPTION The Accutek AK5361024BW high density memory module is a CMOS dynamic RAM organized in 1024K x 36 bit words. The module consists of tw...

View more extracted text
namic RAM organized in 1024K x 36 bit words. The module consists of two standard 1 Meg x 16 bits DRAMs and one 1 Meg x 4 bit Quad CAS DRAM in plastic SOJ packages. The assembly has 3 DRAMs mounted on the front side of a printed circuit board in a 72 pad leadless SIM configuration. This configuration allows socket-mounting of large quantities of memory in applications where high density and ease of inserting additional memory are important. The operation of the AK5361024BW is identical to eight 1 Meg x 4 plus four 1 Meg x 1 DRAMs. There are four CAS lines and two RAS lines. Independent byte control is accomplished by four C