Datasheet4U Logo Datasheet4U.com

AK8441 - 6 Channel 10 Bit 35MSPS/ch AFE

General Description

of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products.

Key Features

  • … … … … … … … … … … … … … … Maximum conversion rate : Input range : Input polarity : 6ch. sampling : Offset DAC : 35MSPS / ch. 1.26Vpp(typ. )@CDS mode/ 1.2V(typ. )@Clamp mode Negative polarity only CDS circuit (Correlated Double Sampling) Separate 6 channel 8bit DAC with automatic black offset loop. PGA : Linearity : LVDS output : Timing Generator : 4 line serial register Gain range 0dB~18dB , 6bit, 6 channel DNL =.
  • 1LSB(min. ), +1LSB(max. ) Monotone guarantee 5LVDS-Data+LVDS-Clock Generate.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AK8406A AK8406A Asahi Kasei Microsystems
AK8414 1-Chip Image Processing LSI Asahi Kasei Microsystems
AK8430 6CH CCD SENSOR ANALOG PROCESSOR Asahi Kasei Microsystems
AK8432 6CH 10bit 40MSPS X 3 Asahi Kasei Microsystems
AK8434 AK8434 Asahi Kasei Microsystems

Other Datasheets by AKM (Asahi Kasei Microdevices)

Part Number Description
AK8443 16bit 30MSPS video ADC
AK8448 10 Bit 40 MSPS x 3 Analog Pre-Processor
AK8408 Shading Correction Pre-Processor
AK8411 16 Bit 5 MSPS Video ADC
AK8451 1 channel-input 16 bit 6MSPS ADC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
[AK8441] AK8441 6 Channel 10 Bit 35MSPS/ch AFE for Linear CCD Device Outline The AK8441 is a +3.3 V CMOS, 6 Channels 10 Bit 10M~35MSPS/ch ADC which integrates on-chip Offset Adjust DAC, Gain Adjust PGA and CDS circuit. The device is optimized for Flatbed Scanner applications etc. Features … … … … … … … … … … … … … … Maximum conversion rate : Input range : Input polarity : 6ch. sampling : Offset DAC : 35MSPS / ch. 1.26Vpp(typ.)@CDS mode/ 1.2V(typ.)@Clamp mode Negative polarity only CDS circuit (Correlated Double Sampling) Separate 6 channel 8bit DAC with automatic black offset loop. PGA : Linearity : LVDS output : Timing Generator : 4 line serial register Gain range 0dB~18dB , 6bit, 6 channel DNL = −1LSB(min.), +1LSB(max.