S2042 - (S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS

General Description

S2042/S2043 S2042/S2043

Key Features

Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards.
S2042 transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference.
S2043 receiver PLL configured for clock and data recovery.
1062, 531 and 266 Mb/s operation.
10- or 20-bit parallel TTL compatible interface.
1 watt typical power dissipation for chipset.
+3.3/+5V power supply.
Low-jitter.

S2042 (s2042 / s2043) high performance serial interface circuits by AMCC - Datasheet Preview

Datasheet Details

Part number	S2042
Manufacturer	AMCC
File Size	211.04 KB
Description	(S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
Datasheet	S2042 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
S20420	Silicon Power Rectifier	Microsemi Corporation
S204	Silicon Power Rectifier	Microsemi Corporation
S2040	Silicon Power Rectifier	Microsemi Corporation
S20410	Silicon Power Rectifier	Microsemi Corporation
S204100	Silicon Power Rectifier	Microsemi Corporation

Other Datasheets by AMCC

Part Number	Description
S2043	(S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
S2025	32 x 32 1.5 GBIT/S DIFFERENTIAL CROSSPOINT SWITCH
S2052	FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
S2065	QUAD SERIAL BACKPLANE DEVICE
S2067	DUAL SERIAL BACKPLANE DEVICE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

www.DataSheet4U.com PRELIMINARY DEVICE SPECIFICATION ® HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS BiCMOS PECL CLOCK SERIAL GENERATOR HIGH PERFORMANCE INTERFACE CIRCUITS GENERAL DESCRIPTION S2042/S2043 S2042/S2043 FEATURES • Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards • S2042 transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference • S2043 receiver PLL configured for clock and data recovery • 1062, 531 and 266 Mb/s operation • 10- or 20-bit parallel TTL compatible interface • 1 watt typical power dissipation for chipset • +3.