Datasheet4U Logo Datasheet4U.com

S2043 - (S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS

Download the S2043 datasheet PDF. This datasheet also covers the S2042 variant, as both devices belong to the same (s2042 / s2043) high performance serial interface circuits family and are provided as variant models within a single manufacturer datasheet.

General Description

S2042/S2043 S2042/S2043

Key Features

  • Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards.
  • S2042 transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference.
  • S2043 receiver PLL configured for clock and data recovery.
  • 1062, 531 and 266 Mb/s operation.
  • 10- or 20-bit parallel TTL compatible interface.
  • 1 watt typical power dissipation for chipset.
  • +3.3/+5V power supply.
  • Low-jitter.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (S2042_AMCC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number S2043
Manufacturer AMCC
File Size 211.04 KB
Description (S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
Datasheet download datasheet S2043 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com PRELIMINARY DEVICE SPECIFICATION ® HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS BiCMOS PECL CLOCK SERIAL GENERATOR HIGH PERFORMANCE INTERFACE CIRCUITS GENERAL DESCRIPTION S2042/S2043 S2042/S2043 FEATURES • Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards • S2042 transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference • S2043 receiver PLL configured for clock and data recovery • 1062, 531 and 266 Mb/s operation • 10- or 20-bit parallel TTL compatible interface • 1 watt typical power dissipation for chipset • +3.