Datasheet4U Logo Datasheet4U.com

S2052 - FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER

General Description

The S2052 transmitter and receiver chip is designed to perform high-speed serial data transmission over fiber optic or coaxial cable interfaces conforming to the requirements of the ANSI X3T11 Fibre Channel specification.

Key Features

  • Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards and IEEE 802.3Z Gigabit Ethernet.

📥 Download Datasheet

Datasheet Details

Part number S2052
Manufacturer AMCC
File Size 152.51 KB
Description FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
Datasheet download datasheet S2052 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
S2054 Silicon NPN Transistor Toshiba
S2055 Silicon NPN Transistor Toshiba
S2055 SILICON POWER TRANSISTOR SavantIC
S2055A Silicon NPN Transistor Toshiba
S2055A SILICON DIFFUSED POWER TRANSISTOR WS

Other Datasheets by AMCC

Part Number Description
S2025 32 x 32 1.5 GBIT/S DIFFERENTIAL CROSSPOINT SWITCH
S2042 (S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
S2043 (S2042 / S2043) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
S2065 QUAD SERIAL BACKPLANE DEVICE
S2067 DUAL SERIAL BACKPLANE DEVICE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DEVICE SPFEIBCIRFIECACTHIOANNNEL AND GIGABIT ETHERNET TRANSCEIVER BFiICBMROE SCHPEACNLNECLLOACNKD GEIGNAEBRIATTEOTRHERNET TRANSCEIVER ® S2052 S2052 FEATURES • Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards and IEEE 802.3Z Gigabit Ethernet Applications • Transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference • Receiver PLL configured for clock and data recovery • 1250 and 1062 Mb/s operation • 10-bit parallel TTL compatible interface • 800mW typical power dissipation • +3.