AMCC S2204
The S2204 facilitates high-speed serial transmission of data in a variety of applications including Gigabit Ethernet, serial backplanes, and proprietary point to point links. The chip provides four separate transceivers which can be operated individually for a data capacity of >4 Gbps. Each bi-directional channel provides parallel to serial and serial to parallel conversion, clock generation/ recovery, and framing.GENERAL DESCRIPTION
S2204 S2204FEATURES
● 1250 MHz (Gigabit Ethernet) operating rate - 1/2 Rate Operation● Quad Transmitter with phase-locked loop (PLL) clock synthesis from low speed reference
● Quad Receiver PLL provides clock and data recovery
● Internally series terminated TTL outputs
● Low-jitter serial PECL interface
● Individual local loopback control
● JTAG 1149.1 Boundary scan on low speed I/O signals
● Interfaces with coax, twinax, or fiber optics
● Single +3.3V supply, 2.5 W power dissipation
● Compact 23mm x 23mm 208 TBGA package The on-chip transmit PLL synthesizes the high-speed clock from a low-speed reference. The on-chip quad receive PLL is used for clock recovery and data re-timing on the four independent data inputs. The transmitter and receiver each support differential PECL-compatible I/O for copper or fiber optic component interfaces with excellent signal integrity. Local loopback mode allows for system diagnostics. The chip requires a 3.3V power supply and dissipates 2.5 watts.