Click to expand full text
$1 [
®
$0,+* PLFURQ &026 *DWH $UUD
Description
AN9x is a family of AND-NOR circuits consisting of one 3-input AND gate and one 2-input AND gate into a 3-input NOR gate.
Logic Symbol
Truth Table
A B
AN9x
A BCDE FQ
C HHHXXX L
D Q XXXHHX L
E
XXXXXHL
All other combinations
H
F
Core Logic
HDL Syntax Verilog .................... AN9x inst_name (Q, A, B, C, D, E, F); VHDL...................... inst_name: AN9x port map (Q, A, B, C, D, E, F);
Pin Loading
Pin Name
A B C D E F
AN92 1.0 1.0 1.0 1.0 1.0 1.0
Equivalent Loads AN94 1.0 1.0 1.0 1.0 1.0 1.0
AN96 2.1 2.1 2.1 2.1 2.1 2.1
Size And Power Characteristics
Power Characteristicsa
Cell Equivalent Gates
Static IDD (TJ = 85°C) (nA)
EQLpd (Eq-load)
AN92
5.0
TBD
10.5
AN94
7.0
TBD
11.4
AN96
11.0
TBD
20.0
a.
AN92 Datasheet
