DF001 Overview
DF00x is a family of static, master-slave D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock. Logic Symbol Truth Table DF00x DQ C DCQ H↑H L↑L X L NC NC = No Change HDL Syntax Verilog ....................