DF111 - CMOS Gate Array

AMI

General Description

DF11x is a family of static, master-slave D flip-flops.

RESET is asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

DF111 cmos gate array by AMI - Datasheet Preview

Datasheet Details

Part number	DF111
Manufacturer	AMI
File Size	40.60 KB
Description	CMOS Gate Array
Datasheet	DF111 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DF1114	Dual Output Clock Oscillator	Pletronics
DF1117	DF1117	ETC
DF1117	DF1117	TIDE
DF110	1A Miniature Glass Passivated Single-Phase Bridge Rectifiers	CITC
DF1100	Bridge Rectifier	SiPower

Other Datasheets by AMI

Part Number	Description
DF112	CMOS Gate Array
DF114	CMOS Gate Array
DF116	CMOS Gate Array
DF101	CMOS Gate Array
DF102	CMOS Gate Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Core Logic ')[ ® $0,+* PLFURQ &026 *DWH $UUD Description DF11x is a family of static, master-slave D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol Truth Table DF11x DQ C RQ RN D C Q QN L XX LH HL ↑ LH HH ↑H L H X L NC NC NC = No Change HDL Syntax Verilog...................DF11x inst_name (Q, QN, C, D, RN); VHDL...................... inst_DF11x : DF11x port map (Q, QN, C, D, RN); Pin Loading Pin Name D C RN DF111 1.0 1.0 1.0 Equivalent Loads DF112 DF114 1.0 1.0 1.0 1.0 1.0 1.0 DF116 1.0 1.0 1.0 Size And Power Characteristics Power Characteristicsa Cell Equivalent Gates Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) DF111 9.0 TBD 21.1 DF112 10.0 TBD 24.4 DF114 14.