DF401 - CMOS Gate Array

AMI

General Description

DF40x is a family of static, master-slave, multiplexed scan D flip-flops.

SET is asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

📥 Download Datasheet

DF401 cmos gate array by AMI - Datasheet Preview

Datasheet Details

Part number	DF401
Manufacturer	AMI
File Size	46.03 KB
Description	CMOS Gate Array
Datasheet	DF401 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DF400R12KE3	IGBT	Infineon
DF40AA120	DIODE	SanRex
DF40AA160	DIODE	SanRex
DF40BA40	Power Diode	SanRex Corporation
DF40BA80	Power Diode	SanRex Corporation

Other Datasheets by AMI

Part Number	Description
DF402	CMOS Gate Array
DF404	CMOS Gate Array
DF406	CMOS Gate Array
DF411	CMOS Gate Array
DF412	CMOS Gate Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

')[ ® $0,+* PLFURQ &026 *DWH $UUD Description DF40x is a family of static, master-slave, multiplexed scan D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol DF40x DS C SD SE Q Q Truth Table C D SD SE SN Q QN ↑HX LHHL ↑LXLHLH ↑ XHHHH L ↑X LHHLH XXXXLHL L X X X H NC NC NC = No Change Core Logic HDL Syntax Verilog .................... DF40x inst_name (Q, QN, C, D, SD, SE, SN); VHDL...................... inst_name: DF40x port map (Q, QN, C, D, SD, SE, SN); Pin Loading Pin Name C D SD SE SN DF401 1.0 1.0 1.0 2.1 2.1 Equivalent Loads DF402 DF404 1.0 1.0 1.0 1.0 1.0 1.0 2.1 2.2 2.1 3.1 DF406 1.0 1.0 1.0 2.2 3.