A65H73361 Datasheet PDF (128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM)

A65H73361 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM

This page provides the datasheet information for the A65H73361, a member of the A65 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM family.

Description

The A65H73361 and A65H83181 are 128k words by 36 bits and 256k words by 18 bits late write synchronous 4Mb SRAMS built using high performance CMOS process.

The differential clock are used to control the timing of read/write operation and all internal operations are selftimed.

Features

n n n n 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output Fast access times: 2.5/3.0/3.5ns 128k x 36 or 256k x 18 organizations CMOS technology Register to register synchronous operation with selftimed late write n Single +3.3V ±5% power supply n Individual byte write and global write n n n n n n n HSTL input & output levels Boundary scan(JTAG) IEEE 1149.1 compatible Asynchronous output enable Sleep mode (ZZ) Programmable impedance output drivers JEDEC Standar.

Datasheet Details

Part number	A65H73361
Manufacturer	AMIC Technology
File Size	530.68 KB
Description	128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM
Datasheet	A65H73361 Datasheet
Additional preview pages of the A65H73361 datasheet.

📁 Similar Datasheet

A6500 - LOW NOISE FAST RESPONSE 500mA LDO REGULATOR (AiT Semiconductor)

A6500A - CMOS LOW DROPOUT REGULATOR (AiT Semiconductor)

A6500B - LOW DROPOUT VOLTAGE REGULATOR (AiT Semiconductor)

A6501 - 500mA LOW DROPOUT CMOS VOLTAGE REGULATORS (AiT Semiconductor)

A6501A - LOW DROPOUT VOLTAGE REGULATOR (AiT Semiconductor)

A6505 - DUAL 500mA HIGH PSRR LINEAR REGULATOR (AiT Semiconductor)

A6523A - CMOS LOW DROPOUT REGULATOR (AiT Semiconductor)

A6528A - CMOS LOW DROPOUT REGULATOR (AiT Semiconductor)

A6531 - 30V & 500mA CMOS voltage regulator (AiT Semiconductor)

A6595 - 8-Bit Serial Input DMOS Power Driver (Allegro)

Full PDF Text Transcription

Click to expand full text

A65H73361/A65H83181 Series Preliminary Document Title 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output Revision History Rev. No. 2.0 History Add JTAG standard Issue Date February 12, 1999 Remark Preliminary PRELIMINARY (February, 1999, Version 2.0) AMIC Technology, Inc. A65H73361/A65H83181 Series Preliminary Features n n n n 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output Fast access times: 2.5/3.0/3.5ns 128k x 36 or 256k x 18 organizations CMOS technology Register to register synchronous operation with selftimed late write n Single +3.

Published: Mar 23, 2005 |