Datasheet4U.com

LP62S1024B-T Datasheet PDF

AMIC Technology LP62S1024B-T

The LP62S1024B-T is a low operating current 1,048,576bit static random access memory organized as 131,072 words by 8 bits and operates on a low power voltage: 2.7V to 3.6V. It is built using AMIC's high performance CMOS process.
Part No. LP62S1024B-T
Datasheet LP62S1024B-T Download
Manufacturer
AMIC Technology
Description 128K x 8 BIT LOW VOLTAGE CMOS SRAM
Buy Stock & Price
LP62S1024B-T datasheet page 1 preview

FEATURES

n Power supply range: 2.7V to 3.6V n Access times: 55/70 ns (max.) n Current: Very low power version: Operating: 30mA(max.) Standby: 5uA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy application n Data retention voltage: 2V (min.) n Available in 32-pin SOP, TSOP, TSSOP (8 X 13.4mm) forward type and 36-pin CSP packages 128K X 8 BIT LOW VOLTAGE CMOS SRAM

GENERAL DESCRIPTION

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. Two chip enable inputs are provided for POWER-DOWN and device enable and an output enable input is included for easy interfacing. Data retention is guaranteed at a power supply voltage as low as 2V. Product Family Product Family Operating Temperature VCC Range Power Dissipation Speed Data Retention (ICCDR, Typ.) Standby (ISB1, Typ.) Operating (ICC2, Typ.) Package Type 32L SOP LP62S1024B -25°C ~ +85°C 2.7V~3.6V 55ns / 70ns 0.05µA 0.08µA 1.5mA 32L TSOP 32L TSSOP 36B µBGA 1.
LP62S1024B-T page 2 preview LP62S1024B-T page 3 preview