Datasheet4U Logo Datasheet4U.com

LP62S4096E-I - 512K X 8 BIT LOW VOLTAGE CMOS SRAM

Description

The LP62S4096E-I is a low operating current 4,194,304-bit static random access memory organized as 524,288 words by 8 bits and operates on a low power supply range: 2.7V to 3.3V.

It is built using AMIC's high performance CMOS process.

Features

  • n Power supply range: 2.7V to 3.6V n Access times: 55ns / 70ns (max. ) n Current: Very low power version: Operating: 30mA (max. ) Standby: 10µA (max. ) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Data retention voltage: 2V (min. ) n Available in 32-pin TSOP/TSSOP 36-ball CSP package General.

📥 Download Datasheet

Datasheet Details

Part number LP62S4096E-I
Manufacturer AMIC Technology
File Size 162.14 KB
Description 512K X 8 BIT LOW VOLTAGE CMOS SRAM
Datasheet download datasheet LP62S4096E-I Datasheet
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
LP62S4096E-I Series 512K X 8 BIT LOW VOLTAGE CMOS SRAM Document Title 512K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. 2.0 History Change VCCmax from 3.3V to 3.6V Add product family and 55ns specification Issue Date January 25, 2002 Remark (January, 2002, Version 2.0) 1 AMIC Technology, Inc. LP62S4096E-I Series 512K X 8 BIT LOW VOLTAGE CMOS SRAM Features n Power supply range: 2.7V to 3.6V n Access times: 55ns / 70ns (max.) n Current: Very low power version: Operating: 30mA (max.) Standby: 10µA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Data retention voltage: 2V (min.
Published: |