Datasheet4U Logo Datasheet4U.com

AT91SAM9263 - Thumb Microcontrollers

General Description

The AT91SAM9263 32-bit microcontroller, based on the ARM926-EJ-S processor, is architectured on a 9-layer matrix, allowing a maximum internal bandwidth of nine 32-bit buses.

Key Features

  • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor.
  • DSP Instruction Extensions, Jazelle® Technology for Java® Acceleration.
  • 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer.
  • 220 MIPS at 200 MHz.
  • Memory Management Unit.
  • EmbeddedICE™, Debug Communication Channel Support.
  • Mid-level Implementation Embedded Trace Macrocell™ Bus Matrix.
  • Nine 32-bit-layer Matrix, Allowing a Total of 28.8 Gbps of On-chip Bus Bandwidth.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT91SAM9261 Microcontrollers Atmel
AT91SAM9M10 AT91 ARM Thumb-based Microcontrollers ATMEL
AT912AXS High Speed 12-Bit A/D Converter Anloy Technologies
AT9173 Bus Termination Regulator Attansic
AT9173 Bus Termination Regulator AME

Other Datasheets by Atmel (now Microchip Technology)

Part Number Description
AT91SAM9260 AT91 ARM Thumb Microcontrollers
AT91SAM9261S AT91 ARM Thumb-based Microcontrollers
AT91SAM9G10 32-bit ARM-based Microcontrollers
AT91SAM9G20 AT91 ARM Thumb Microcontrollers
AT91SAM9G45 AT91 ARM Thumb-based Microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Features • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor – DSP Instruction Extensions, Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer – 220 MIPS at 200 MHz – Memory Management Unit – EmbeddedICE™, Debug Communication Channel Support – Mid-level Implementation Embedded Trace Macrocell™ Bus Matrix – Nine 32-bit-layer Matrix, Allowing a Total of 28.