TSC695F Datasheet PDF - ATMEL Corporation Rad-Hard 32-bit SPARC Embedded Processor Specs

TSC695F - Rad-Hard 32-bit SPARC Embedded Processor

Datasheet Summary

Description

The TSC695F (ERC32 Single-Chip) is a highly integrated, high-performance 32-bit RISC embedded processor implementing the SPARC architecture V7 specification.

Features

Integer Unit Based on SPARC V7 High-performance RISC Architecture.
Optimized Integrated 32/64-bit Floating-point Unit.
On-chip Peripherals.
EDAC and Parity Generator and Checker.
Memory Interface Chip Select Generator Waitstate Generation Memory Protection.
DMA Arbiter.
Timers General Purpose Timer (GPT) Real-time Clock Timer (RTCT) Watchdog Timer (WDT) www. DataSheet4U. com.
Interrupt Controller with 5 External Inputs.

Datasheet Details

Part number	TSC695F
Manufacturer	ATMEL Corporation
File Size	2.50 MB
Description	Rad-Hard 32-bit SPARC Embedded Processor
Datasheet	TSC695F Datasheet
Additional preview pages of the TSC695F datasheet.

📁 Similar Datasheet

TSC691E - RT Integer Unit (TEMIC Semiconductors)

TSC6 - CERAMIC TRIMMER CAPACITOR (Suntan)

TSC-54-RU - Analog Resistive Touch Screen Controller (DMC)

TSC10 - High Voltage NPN Transistor (Taiwan Semiconductor)

TSC101 - High Side Current Sense Amplifier (ST Microelectronics)

TSC102 - High-side current sense amplifier plus signal conditioning amplifier (ST Microelectronics)

TSC1021 - High-side current sense amplifier (STMicroelectronics)

TSC103 - high-side current sense amplifier (STMicroelectronics)

TSC1031 - high-side current sense amplifier (STMicroelectronics)

TSC10CT - High Voltage NPN Transistor (Taiwan Semiconductor)

Full PDF Text Transcription

Click to expand full text

Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals – EDAC and Parity Generator and Checker – Memory Interface Chip Select Generator Waitstate Generation Memory Protection – DMA Arbiter – Timers General Purpose Timer (GPT) Real-time Clock Timer (RTCT) Watchdog Timer (WDT) www.DataSheet4U.com – Interrupt Controller with 5 External Inputs – General Purpose Interface (GPI) – Dual UART • Speed Optimized Code RAM Interface 8- or 40-bit boot-PROM (Flash) Interface • IEEE 1149.1 Test Access Port (TAP) for Debugging and Test Purposes • Fully Static Design • Performance: 12 MIPs/3 MFlops (Double Precision) at SYSCLK = 15 MHz • Core Consumption: 1.0W Typ. at 20 MIPs/0.7W typ.

Published: Aug 19, 2008 |