Datasheet4U Logo Datasheet4U.com

AT91M40807 - AT91 ARM Thumb Microcontroller

Download the AT91M40807 datasheet PDF. This datasheet also covers the AT91R40008 variant, as both devices belong to the same at91 arm thumb microcontroller family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • Incorporates the ARM7TDMI® ARM® Thumb® Processor Core.
  • High-performance 32-bit RISC Architecture.
  • High-density 16-bit Instruction Set.
  • Leader in MIPS/Watt.
  • Little-endian.
  • EmbeddedICE™ (In-circuit Emulation).
  • 8-, 16- and 32-bit Read and Write Support.
  • 256K Bytes of On-chip SRAM.
  • 32-bit Data Bus.
  • Single-clock Cycle Access.
  • Fully Programmable External Bus Interface (EBI).
  • Maximum External Ad.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AT91R40008_ATMELCorporation.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
AT91M40800 AT91 ARM Thumb Microcontrollers ATMEL Corporation
AT91M40008 ARM7TDMI ARM Thumb Processor ATMEL Corporation
AT91M40400 16/32-Bit Microcontroller ATMEL Corporation
AT91M42800A AT91 ARM Thumb Microcontrollers ATMEL Corporation
AT91M43300 ARM Thumb Microcontrollers ATMEL Corporation

Other Datasheets by Atmel (now Microchip Technology)

Part Number Description
AT91C140 Microcontrollers
AT91FR40162SB AT91 ARM Thumb-based Microcontrollers
AT91RM9200 MPU
AT91SAM9261 Microcontrollers
AT91SAM9M10 AT91 ARM Thumb-based Microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • Incorporates the ARM7TDMI® ARM® Thumb® Processor Core – High-performance 32-bit RISC Architecture – High-density 16-bit Instruction Set – Leader in MIPS/Watt – Little-endian – EmbeddedICE™ (In-circuit Emulation) • 8-, 16- and 32-bit Read and Write Support • 256K Bytes of On-chip SRAM – 32-bit Data Bus – Single-clock Cycle Access • Fully Programmable External Bus Interface (EBI) – Maximum External Address Space of 64M Bytes – Up to Eight Chip Selects – Software Programmable 8/16-bit External Data Bus • Eight-level Priority, Individually Maskable, Vectored Interrupt Controller – Four External Interrupts, including a High-priority, Low-latency Interrupt Request • 32 Programmable I/O Lines • Three-channel 16-bit Timer/Counter – Three External Clock Inputs – Two Multi-purpose I/O Pin