Datasheet4U Logo Datasheet4U.com

AT91SAM9261 - Microcontrollers

General Description

The AT91SAM9261 is a complete system-on-chip built around the ARM926EJ-S ARM Thumb processor with an extended DSP instruction set and Jazelle Java accelerator.

It achieves 210 MIPS at 190 MHz.

Key Features

  • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor.
  • DSP Instruction Extensions.
  • ARM Jazelle® Technology for Java® Acceleration.
  • 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer.
  • 210 MIPS at 190 MHz.
  • Memory Management Unit.
  • EmbeddedICE™, Debug Communication Channel Support.
  • Mid-level implementation Embedded Trace Macrocell™.
  • Additional Embedded Memories.
  • 32 Kbytes of Internal ROM, Single-cycle.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT91SAM9261S AT91 ARM Thumb-based Microcontrollers ATMEL Corporation
AT91SAM9260 AT91 ARM Thumb Microcontrollers ATMEL Corporation
AT91SAM9263 Thumb Microcontrollers ATMEL Corporation
AT91SAM9G10 32-bit ARM-based Microcontrollers ATMEL Corporation
AT91SAM9G20 AT91 ARM Thumb Microcontrollers ATMEL Corporation

Other Datasheets by Atmel (now Microchip Technology)

Part Number Description
AT91SAM9M10 AT91 ARM Thumb-based Microcontrollers
AT91C140 Microcontrollers
AT91FR40162SB AT91 ARM Thumb-based Microcontrollers
AT91M40807 AT91 ARM Thumb Microcontroller
AT91RM9200 MPU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor – DSP Instruction Extensions – ARM Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer – 210 MIPS at 190 MHz – Memory Management Unit – EmbeddedICE™, Debug Communication Channel Support – Mid-level implementation Embedded Trace Macrocell™ • Additional Embedded Memories – 32 Kbytes of Internal ROM, Single-cycle Access at Maximum Bus Speed – 160 Kbytes of Internal SRAM, Single-cycle Access at Maximum Processor or Bus Speed • External Bus Interface (EBI) – Supports SDRAM, Static Memory, NAND Flash and CompactFlash® • LCD Controller – Supports Passive or Active Displays – Up to 16-bits per Pixel in STN Color Mode – Up to 16M Colors in TFT Mode (24-bit per Pixel), Resolution up t