Datasheet4U Logo Datasheet4U.com

A1010B - FPGAs

Download the A1010B datasheet PDF. This datasheet also covers the A1020B variant, as both devices belong to the same fpgas family and are provided as variant models within a single manufacturer datasheet.

General Description

A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered.

Key Features

  • 5V and 3.3V Families fully compatible with JEDEC specifications.
  • Up to 2000 Gate Array Gates (6000 PLD equivalent gates).
  • Replaces up to 50 TTL Packages.
  • Replaces up to twenty 20-Pin PAL® Packages.
  • Design Library with over 250 Macro Functions.
  • Gate Array Architecture Allows Completely Automatic Place and Route.
  • Up to 547 Programmable Logic Modules.
  • Up to 273 Flip-Flops.
  • Data Rates to 75 MHz.
  • Two In-Circui.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (A1020B_ActelCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number A1010B
Manufacturer Actel Corporation
File Size 179.98 KB
Description FPGAs
Datasheet download datasheet A1010B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
A101 5 TO 100 MHZ TO-8 CASCADABLE AMPLIFIER Tyco Electronics
A101 Cascadable Amplifier MA-COM
A1011 2SA1011 Wing Shing Computer
A1012 PNP Epitaxial Silicon Transistor Toshiba Semiconductor
A1012 2SA1012 UTC

Other Datasheets by Actel Corporation

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com ACT™ 1 Series FPGAs Features • 5V and 3.3V Families fully compatible with JEDEC specifications • Up to 2000 Gate Array Gates (6000 PLD equivalent gates) • Replaces up to 50 TTL Packages • Replaces up to twenty 20-Pin PAL® Packages • Design Library with over 250 Macro Functions • Gate Array Architecture Allows Completely Automatic Place and Route • Up to 547 Programmable Logic Modules • Up to 273 Flip-Flops • Data Rates to 75 MHz • Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 25 MHz • Built-In High Speed Clock Distribution Network • I/O Drive to 10 mA (5 V), 6 mA (3.3 V) • Nonvolatile, User Programmable • Fabricated in 1.