A1280XL Overview
Key Features
- Synthesis-Friendly Architecture Supports ASIC Design Methodologies
- 95–100% Device Utilization using Automatic Place-and-Route Tools
- Deterministic, User-Controllable Timing Via Timing Driven Software Tools with Up To 100% Pin Fixing
