Datasheet4U Logo Datasheet4U.com

PALCE29MA16H-25 - 24-Pin EE CMOS Programmable Array Logic

General Description

The PALCE29MA16 is a high-speed, EE CMOS Programmable Array Logic (PAL) device designed for general logic replacement in TTL or CMOS digital systems.

It offers high speed, low power consumption, high programming yield, fast programming, and excellent reliability.

📥 Download Datasheet

Datasheet Details

Part number PALCE29MA16H-25
Manufacturer Advanced Micro Devices
File Size 353.59 KB
Description 24-Pin EE CMOS Programmable Array Logic
Datasheet download datasheet PALCE29MA16H-25 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PALCE20V8 EE CMOS 24-Pin Universal Programmable Array Logic Lattice Semiconductor
PALCE20V8 Flash Erasable/ Reprogrammable CMOS PAL Device Cypress Semiconductor
PALCE22V10 24-Pin EE CMOS (Zero Power) Versatile PAL Device Lattice Semiconductor
PALCE22V10 24-Pin EE CMOS Versatile PAL Device AMD
PALCE22V10 Flash-erasable Reprogrammable CMOS PAL Device Cypress Semiconductor

Other Datasheets by Advanced Micro Devices

Part Number Description
PALCE20V8 EE CMOS 24-Pin Universal Programmable Array Logic
PALCE26V12 28-Pin EE CMOS Versatile PAL Device
PALCE16V8 EE CMOS 20-Pin Universal Programmable Array Logic
PALCE16V8H-15 EE CMOS Universal Programmable Array Logic
PALCE16V8H-25 EE CMOS Universal Programmable Array Logic

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FINAL COM’L: H-25 PALCE29MA16H-25 24-Pin EE CMOS Programmable Array Logic DISTINCTIVE CHARACTERISTICS s High-performance semicustom logic s Register/Latch Preload permits full logic s s s s replacement; Electrically Erasable (EE) technology allows reprogrammability 16 bidirectional user-programmable I/O logic macrocells for Combinatorial/Registered/ Latched operation Output Enable controlled by a pin or product terms Varied product term distribution for increased design flexibility Programmable clock selection with common pin clock/latch enable (LE) or individual product term clock/LE with LOW/HIGH clock/ LE polarity verification s High speed (tPD = 25 ns, fMAX = 33 MHz and fMAX internal = 50 MHz) s Full-function AC and DC testing at the factory for high programming and functional