Datasheet4U Logo Datasheet4U.com

UT54ACS74 - Dual D Flip-Flops

Datasheet Summary

Description

The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops.

A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs.

Features

  • ‰ 1.2μ CMOS - Latchup immune ‰ High speed ‰ Low power consumption ‰ Single 5 volt supply ‰ Available QML Q or V processes ‰ Flexible package - 14-pin DIP - 14-lead flatpack ‰ UT54ACS74 - SMD 5962-96534 ‰ UT54ACTS74 - SMD 5962-96535.

📥 Download Datasheet

Datasheet preview – UT54ACS74

Datasheet Details

Part number UT54ACS74
Manufacturer Aeroflex Circuit Technology
File Size 229.31 KB
Description Dual D Flip-Flops
Datasheet download datasheet UT54ACS74 Datasheet
Additional preview pages of the UT54ACS74 datasheet.

📁 Similar Datasheet

  • UT54ACS74 - Radiation-Hardened Dual D Flip-Flops with Clear & Preset (Aeroflex Microelectronic Solutions)
  • UT54ACS74 - Radiation-Hardened Dual D Flip-Flops (ETC)
  • UT54ACS00 - Quadruple 2-Input NAND Gates (ETC)
  • UT54ACS04 - Radiation-Hardened Hex Inverters (Aeroflex Microelectronic Solutions)
  • UT54ACS04 - Radiation-Hardened Hex Inverters (ETC)
  • UT54ACS08 - Quadruple 2-Input AND Gates (ETC)
  • UT54ACS08 - Quadruple 2-Input AND Gates (Cobham)
  • UT54ACS08E - Quadruple 2-Input AND Gates (Aeroflex)
  • UT54ACS10 - triple three-input NAND gates (ETC)
  • UT54ACS11 - triple three-input AND gates (ETC)
Other Datasheets by Aeroflex Circuit Technology

Full PDF Text Transcription

Click to expand full text
Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset Datasheet November 2010 www.aeroflex.com/logic FEATURES ‰ 1.2μ CMOS - Latchup immune ‰ High speed ‰ Low power consumption ‰ Single 5 volt supply ‰ Available QML Q or V processes ‰ Flexible package - 14-pin DIP - 14-lead flatpack ‰ UT54ACS74 - SMD 5962-96534 ‰ UT54ACTS74 - SMD 5962-96535 DESCRIPTION The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse.
Published: |