Datasheet4U Logo Datasheet4U.com

UT54ACTS220 - Clock and Wait-State Generation Circuit

Datasheet Summary

Description

The UT54ACTS220 is designed to be a companion chip to UTMC’s UT69151 SμMMIT family for the purpose of generating clock and wait-state signals.

The device contains a divide by two circuit that accepts TTL input levels and drives CMOS output buffers.

Features

  • ‰ 1.2μ CMOS - Latchup immune ‰ High speed ‰ Low power consumption ‰ Single 5 volt supply ‰ Available QML Q or V processes ‰ Flexible package - 14-pin DIP - 14-lead flatpack ‰ UT54ACTS220 - SMD 5962-96753.

📥 Download Datasheet

Datasheet preview – UT54ACTS220

Datasheet Details

Part number UT54ACTS220
Manufacturer Aeroflex Circuit Technology
File Size 238.31 KB
Description Clock and Wait-State Generation Circuit
Datasheet download datasheet UT54ACTS220 Datasheet
Additional preview pages of the UT54ACTS220 datasheet.

📁 Similar Datasheet

  • UT54ACTS220 - Clock and Waut State Generation Circuit (Aeroflex Microelectronic Solutions)
  • UT54ACTS240 - Octal Buffers and Line Drivers (ETC)
  • UT54ACTS244 - Radiation-Hardened Octal Buffers & Line Drivers (ETC)
  • UT54ACTS245 - Ocral Bus Transceiver (ETC)
  • UT54ACTS273 - Octal D-Flip-Flops (ETC)
  • UT54ACTS00 - Quadruple 2-Input NAND Gates (ETC)
  • UT54ACTS04 - Radiation-Hardened Hex Inverters (ETC)
  • UT54ACTS08 - Quadruple 2-Input AND Gates (ETC)
  • UT54ACTS08 - Quadruple 2-Input AND Gates (Cobham)
  • UT54ACTS08E - Quadruple 2-Input AND Gates (Aeroflex)
Other Datasheets by Aeroflex Circuit Technology

Full PDF Text Transcription

Click to expand full text
Standard Products UT54ACTS220 Clock and Wait-State Generation Circuit Datasheet November 2010 www.aeroflex.com/logic FEATURES ‰ 1.2μ CMOS - Latchup immune ‰ High speed ‰ Low power consumption ‰ Single 5 volt supply ‰ Available QML Q or V processes ‰ Flexible package - 14-pin DIP - 14-lead flatpack ‰ UT54ACTS220 - SMD 5962-96753 DESCRIPTION The UT54ACTS220 is designed to be a companion chip to UTMC’s UT69151 SμMMIT family for the purpose of generating clock and wait-state signals. The device contains a divide by two circuit that accepts TTL input levels and drives CMOS output buffers. The chip accepts a 48MHz clock and generates a 24MHz clock. The 48MHz clock can have a duty cycle that varies by ± 20%. The UT54ACT220 generates a 24MHz clock with a ± 5% duty cycle variation.
Published: |