Datasheet4U Logo Datasheet4U.com

UT54ACTS74E - Dual D Flip-Flops

Datasheet Summary

Description

The UT54ACTS74E contains two independent D-type positive triggered flip-flops.

A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs.

Features

  • m CRH CMOS process - Latchup immune.
  • High speed.
  • Low power consumption.
  • Wide power supply operating range from 3.0V to 5.5V.
  • Available QML Q or V processes.
  • 14-lead flatpack.
  • UT54ACTS74E-SMD- 5962-96535.

📥 Download Datasheet

Datasheet preview – UT54ACTS74E

Datasheet Details

Part number UT54ACTS74E
Manufacturer Aeroflex Circuit Technology
File Size 124.76 KB
Description Dual D Flip-Flops
Datasheet download datasheet UT54ACTS74E Datasheet
Additional preview pages of the UT54ACTS74E datasheet.

📁 Similar Datasheet

  • UT54ACTS74 - Radiation-Hardened Dual D Flip-Flops (ETC)
  • UT54ACTS00 - Quadruple 2-Input NAND Gates (ETC)
  • UT54ACTS04 - Radiation-Hardened Hex Inverters (ETC)
  • UT54ACTS08 - Quadruple 2-Input AND Gates (ETC)
  • UT54ACTS08 - Quadruple 2-Input AND Gates (Cobham)
  • UT54ACTS08E - Quadruple 2-Input AND Gates (Aeroflex)
  • UT54ACTS10 - triple three-input NAND gates (ETC)
  • UT54ACTS11 - triple three-input AND gates (ETC)
  • UT54ACTS132 - Radiation-Hardened Quadruple 2-Input NAND Schmitt Triggers (ETC)
  • UT54ACTS138 - 3-Line to 8-Line Decoders/Demultiplexers (ETC)
Other Datasheets by Aeroflex Circuit Technology

Full PDF Text Transcription

Click to expand full text
UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet www.aeroflex.com/Logic FEATURES • m CRH CMOS process - Latchup immune • High speed • Low power consumption • Wide power supply operating range from 3.0V to 5.5V • Available QML Q or V processes • 14-lead flatpack • UT54ACTS74E-SMD- 5962-96535 DESCRIPTION The UT54ACTS74E contains two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse.
Published: |