UT7R995C Datasheet PDF - Aeroflex Circuit Technology RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer Specs

UT7R995C - RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer

This page provides the datasheet information for the UT7R995C, a member of the UT7R995 RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer family.

Datasheet Summary

Description

VDDQ4 Figure 2.

Features

+3.3V Core Power Supply +2.5V or +3.3V Clock Output Power Supply Independent Clock Output Bank Power Supplies www. DataSheet4U. com Output frequency range: 6 MHz to 200 MHz Bank pair output-output skew < 100 ps Cycle-cycle jitter < 50 ps 50% ± 2% maximum output duty cycle at 100MHz Eight LVTTL outputs with selectable drive strength Selectable positive- or negative-edge synchronization Selectable phase-locked loop (PLL) frequency range and lock indicator Phase adjustments in 625 to 1300 ps steps u.

Datasheet Details

Part number	UT7R995C
Manufacturer	Aeroflex Circuit Technology
File Size	222.02 KB
Description	RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer
Datasheet	UT7R995C Datasheet
Additional preview pages of the UT7R995C datasheet.

📁 Similar Datasheet

UT70N03 - N-Channel Power MOSFET (UTC)

UT70N15 - 150V N-CHANNEL POWER MOSFET (UTC)

UT70P02 - Power MOSFET (UTC)

UT70P03 - P-CHANNEL Power MOSFET (UTC)

UT70P10H - P-CHANNEL POWER MOSFET (UTC)

UT7115 - THREE-TERMINAL LOW POWER VOLTAGE REGULATORS (UTC)

UT7118 - THREE-TERMINAL LOW POWER VOLTAGE REGULATORS (UTC)

UT7120 - THREE-TERMINAL LOW POWER VOLTAGE REGULATORS (UTC)

UT7125 - THREE-TERMINAL LOW POWER VOLTAGE REGULATORS (UTC)

UT7127 - THREE-TERMINAL LOW POWER VOLTAGE REGULATORS (UTC)

Full PDF Text Transcription

Click to expand full text

Standard Products UT7R995 & UT7R995C RadClockTM RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer Datasheet February, 2007 FEATURES: +3.3V Core Power Supply +2.5V or +3.3V Clock Output Power Supply Independent Clock Output Bank Power Supplies www.DataSheet4U.com Output frequency range: 6 MHz to 200 MHz Bank pair output-output skew < 100 ps Cycle-cycle jitter < 50 ps 50% ± 2% maximum output duty cycle at 100MHz Eight LVTTL outputs with selectable drive strength Selectable positive- or negative-edge synchronization Selectable phase-locked loop (PLL) frequency range and lock indicator Phase adjustments in 625 to 1300 ps steps up to ± 7.

Published: Jul 11, 2008 |